


Orderable: EVM_orderable	Designed for/Not for Public Release	Mod. Date: 7/10/2017
TID #: N/A	Project Title: TIDA-01432	
Number: TIDA-01432	Rev: E1	Sheet Title:
Rev: Version control disabled	Assembly Variant[No Variations]	Sheet: 1 of 3
Drawn By:	File: TIDA-01432 E1 Schematic SchDoc	Size: B
Engineer: H.Bovenz	Contact: http://www.ti.com/support	


Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.



LM74610 - Reverse Battery Protection Smart Diode



LMS3635 - 3.5A Buck Regulator



FID1

FID2

FID3

FID4

PCB Number: TIDA-01432

PCB Rev: E1

PCB LOGO


Texas Instruments

PCB LOGO

Pb-Free Symbol

PCB LOGO

FCC disclaimer



HOTSURFACE

LBL1

PCB Label

Size: 0.65" x 0.20"

ZZ1

Label Assembly Note

This Assembly Note is for PCB labels only

ZZ2

Assembly Note

These assemblies are ESD sensitive, ESD precautions shall be observed.

ZZ3

Assembly Note

These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.

ZZ4

Assembly Note

These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Variant/Label Table

Variant	Label Text
001	TIDA-01432

Orderable: EVM_orderable

Designed for:Not for Public Release

Mod. Date: 7/24/2017

TID #: N/A

Project Title:TIDA-01432

Number:TIDA-01432

Rev: E1

Sheet Title:

Rev: Version control disabled

Assembly Variant[No Variations]

Sheet:3 of 3

Drawn By:


File:TIDA-01432 E1_Hardware_SchDoc

Size: B

Engineer: H.Bovenzi

Contact: http://www.ti.com/support

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your applic



TEXAS
INSTRUMENTS

http://www.ti.com

© Texas Instruments 2016

Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.40mil	3.8	
3	Top Layer	Copper	1.40mil		
4	Dielectric1	FR-4	6.00mil	4.8	
5	Signal Layer 1	Copper	1.40mil		
6	Dielectric2		44.00mil	4.2	
7	Signal Layer 2	Copper	1.40mil		
8	Dielectric 3		6.00mil	4.2	
9	Bottom Layer	Copper	1.40mil		
10	Bottom Solder	Solder Resist	0.40mil	3.8	
11	Bottom Overlay				

Z21 ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.

Z22 ■ These assemblies are ESD sensitive, ESD precautions shall be observed.

Z23 ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.

Z24 ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL
MIN. CLEARANCE: 8 MIL
MIN. VIA PAD SIZE: 16 MIL

MINIMUM ANNULAR RING 0.05mm (2MIL) EXTERNAL
PER IPC-D-275 CLASS 2 LEVEL C
REGISTRATION TOLERANCES: METAL +/- 5 MIL, HOLES +/- 3 MIL
HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3 MIL

MATERIAL:

☐ FR-408 ☒ FR-4 High Tg ☐ OTHER

THICKNESS: ☒ 62 MIL (1.6mm) +/-10% ☐ OTHER

TOLERANCE: ☒ ANSI IPC-6012 TYPE 3 CLASS 2
☐ OTHER +/-

BOW & TWIST: ☒ ANSI IPC-6012 TYPE 3 CLASS 2
☐ OTHER +/-

DRILLING:

REFERENCE: ☒ AS SHOWN ☒ NC DRILL FILES

PTH COPPER THICKNESS: ☒ 20-30 um ☐ OTHER

BOARD FINISH:

SILKSCREEN: ☒ TOP ☒ BOTTOM

SILKSCREEN COLOR: ☒ WHITE ☐ OTHER

SOLDER RESIST COLOR: ☒ GREEN ☐ OTHER
☒ MATTE ☐ SEMI-GLOSS

SURFACE FINISH: ☒ IMMERSION GOLD (ENIG) ☐ ENIG
☐ MM. TIN/SILVER OR EQUIV ☐ OTHER

ARRAY/PANEL: ☐ CUT AND TRIM PER M1 BOARD OUTLINE
☒ N.C. ROUTE ☐ V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:
☒ ANSI IPC-A-600F CLASS -> ☐ 1 ☒ 2 ☐ 3
☒ RoHS ☐ OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
MICROSECTION: ☐ YES

BARE BOARD ELEC. TEST: ☐ NONE ☒ REQUIRED ☐ PER ORDER



PROJECT TITLE:
TIDA-01432

DESIGNED FOR:
Not for Public Release


FILE NAME:
TIDA-01432_E1.PcbDoc

ENGINEER:
H.Bovenzi

LAYOUT BY:
Bovenzi/Clanin

SCALE: 1.00

ALTUM DESIGNER VERSION:
17.1.5.472



COMPONENTS MARKED 'DNP' SHOULD NOT BE POPULATED.
ASSEMBLY VARIANT: [No Variations]

DESIGNED FOR: TIDA-01432
DESIGNED BY: H.Bovenzi

REVISIONS	DATE	BY	REASON	APPROVED BY	DATE	REVISIONS	DATE	BY	REASON	APPROVED BY	DATE
1	7/25/2017	H.Bovenzi	Initial Release			1	7/25/2017	H.Bovenzi	Initial Release		

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.